Performance³
The new VC Z series with LINUX® OS.

Based on a dual-core processor ARM® Cortex®-A9 with 866 MHz and an integrated FPGA the models of the new VC Z series offer solutions at extreme high-speed in real-time. The operating system VC Linux provides for the ideal interaction of hard- and software.

All cameras are equipped with a battery backed real-time clock and come with up to 12 inputs and outputs, with trigger input and flash trigger output, as well as an Ethernet interface. 5 different CMOS sensors with global shutter and a resolution up to 4.2 Megapixel are available with all models.

VCSBC nano Z series

- Interfaces: Gbit Ethernet, serial interface, 1 x I2C, 12 programmable I/Os, 1 trigger input (opto isolated), 1 flash trigger output
- Dimensions: 40 x 65 mm
- Also available with 1 and 2 remote image sensor boards

VC nano Z series

- Interfaces: 100 Mbit Ethernet, I/Os: 2 inputs, 4 outputs, 1 trigger input, 1 flash trigger output. Pin connections and cables are compatible with VC nano models.
- Dimensions: 80 x 45 x 20 mm

VC pro Z series

- Interfaces: Gbit Ethernet, Encoder, 2 x external lighting, 4 inputs, 4 outputs, 1 trigger input, 1 flash trigger output, serial interface
- Dimensions: 90 x 58 x 36 mm
- Protective housing class IP67, M12 connectors
- Optional: lens, integrated lighting, autofocus module

Delivery starting from Q1/2015
Three in one sweep: VC Lib, VC Power Lib, VC FPGA Packs.

The VC tools meet all requirements.

VC Linux & VC Lib
(free of charge)

VC Linux, the new operating systems, and VC Lib, the extensive library containing the basics for image processing tasks, constitute the core of the new cameras. VC Linux provides for the ideal interaction of hard- and software and VC Lib concentrates 30 years of Know-how in machine vision.

VC Power Lib

The VC Power Lib accelerates the processing of VC Lib functions by a factor of 3 in average, up to a factor of 10.

VC FPGA Packs
(available from Q2/2015)

Each particular FPGA pack processes the requested function in hardware in parallel to image acquisition. With this enormous high-speed analysis is generated.

- **Smart Finder Pack**: Implementation in FPGA allows for enormous high-speed pattern matching tasks.
- **Edge & Filter Pack**: Implementation in FPGA of several functions.
- **VC Solution Pack**: Implementation of customer’s FPGA routines.

Utilization ratio of FPGA in %*

<table>
<thead>
<tr>
<th>Function</th>
<th>BRAM</th>
<th>DSP48</th>
<th>FF</th>
<th>LUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sobel</td>
<td>7</td>
<td>0</td>
<td>1</td>
<td>4.0</td>
</tr>
<tr>
<td>Pyramid</td>
<td>8</td>
<td>0</td>
<td>0.4</td>
<td>3.7</td>
</tr>
<tr>
<td>Median 3x3</td>
<td>17</td>
<td>0</td>
<td>1.1</td>
<td>3.9</td>
</tr>
<tr>
<td>Histogram</td>
<td>1</td>
<td>0</td>
<td>0.6</td>
<td>2.0</td>
</tr>
<tr>
<td>Canny Edge</td>
<td>6.7</td>
<td>1.3</td>
<td>3.4</td>
<td>15.9</td>
</tr>
<tr>
<td>Pattern Matching</td>
<td>43.2</td>
<td>0</td>
<td>10.2</td>
<td>14.5</td>
</tr>
</tbody>
</table>

*In relation to the chip’s total size.

Customized Solutions + Projects

Project programming on customer-specific request: Software modification, development of mass production systems incl. FPGA programming, feasibility studies, implementing OEM code, etc.

Ask us, together with you we develop your ideal solution!

VISION COMPONENTS GMBH
Ottostraße 2 • 76275 Ettlingen • Germany
Phone +49 7243 2167 0 • Fax +49 7243 2167 11